

mipi[®]
DEVCON


**MIPI C-PHYSM:
Introduction**

*From Basic Theory to
Practical Implementation*

*Mohamed Hafed
Introspect Technology*


Original Spark: Three Phase Encoding!

1 Unit Interval
of Data \longleftrightarrow 2.285 Bits of
Information




George Wiley, Qualcomm


Basic Concept of Three Phase Encoding



Three Voltage Levels Per Wire Ensure Proper Differential Reception




Always-Toggle Design Allows for Simple Clock Recovery (100% Transition Density)




Key Takeaways

Three-level single-ended signaling


Non-deterministic transitions based on self-clocked mapping and encoding algorithm




Evolution from D-PHY (1 Lane, 4 Wires)




Evolution from D-PHY (1 Lane, 4 Wires)



Evolution from D-PHY (1 Lane, 4 Wires)





Evolution from D-PHY (1 Lane, 4 Wires)



Less wires
Less power
More bandwidth

Architecturally Flexible



Source: MIPI Alliance




mipi[®]
DEVCON

Mapping and Encoding

C-PHY Data Types

ANALOG



- 3 wires per lane
- 3-level wires (LOW, MID, HIGH)
- Every unit interval must contain LOW, MID, and HIGH wires
- No two consecutive identical wire states




DIGITAL

Wire differential

Wire States
(3 bits)

Symbols
(3 bits)

Integers
(16 bits)



7-symbol to 16-bit mapping

0x7290

Wire States

- A wire state is the collection of A, B, and C
- 6 possible wire states


ANALOG			DIGITAL (3 bits)			Wire state name
A	B	C	A>B	B>C	C>A	
HIGH	LOW	MID	1	0	0	+x
LOW	HIGH	MID	0	1	1	-x
MID	HIGH	LOW	0	1	0	+y
MID	LOW	HIGH	1	0	1	-y
LOW	MID	HIGH	0	0	1	+z
HIGH	MID	LOW	1	1	0	-z

Symbols: Now We're Transmitting!

- A symbol represents a transition between two wire states
- 5 possible symbols

Symbol (3 bits)			
	Flip	Rotate	Polarity
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	DC	DC

Example:



Flip	
0	-
1	Same letter, toggle sign.

Rotate	
0	Decr. letter
1	Incr. letter

Polarity	
0	-
1	Toggle sign

Mapping 7 Symbols \longleftrightarrow 16-bit Integers

- C-PHY defines a mapping between 7-symbol words and 16-bit integers


Number of **7-symbol words**:

$$5^7 = 78125$$



Number of **16-bit integers**:


$$2^{16} = 65536$$



“Don’t
Even Worry
About It”



Anatomy of a Packet Transmission




The background features a photograph of a museum gallery with various exhibits on display. The entire image is overlaid with a semi-transparent orange color. A thick diagonal line, composed of three segments in teal, purple, and red from top to bottom, runs from the top right towards the bottom left. The text 'mipi®' is positioned above 'DEVCON', both in white. 'mipi' has a registered trademark symbol and a cluster of five dots above it.

mipi®
DEVCON

**Practical
Experiences**

Tx: Both Mapping and Encoding Before Serializer




Rx: Avoiding False Sync Detection (Problem Statement)


Tx With Short Prepare



Tx With Long Prepare



Rx: Avoiding False Sync Detection (Solution)




Detect SYNC with Pre-End as Marker for Start of Transmission

CSI-2 Long Packets in C-PHY

Build packet as list of bytes, similar to DPHY


Bytes




Integers - 1 lane



Integers - 4 lanes distributed




CSI-2 Long Packets in C-PHY




Integers - 1 lane




Integers - 4 lanes distributed



CSI-2 Long Packets in C-PHY




CSI-2 Long Packets in C-PHY



Header is not distributed but COPIED on every lane


Payload and Footer are DISTRIBUTED across lanes

Integers - 4 lanes distributed




Add filler bytes to make all lanes the same length

CSI-2 Long Packets in C-PHY: The Invisible SYNC




Invisible in Integer Domain, But Transmitted in Symbols!



DSI-2 Long Packets in C-PHY


Packet header contains its own 12-bit checksum




Integers




Integers - 2 lanes distributed




DSI-2 Long Packets in C-PHY



DSI-2 Long Packets in C-PHY




DSI-2 Long Packets in C-PHY



Header is **distributed!**

SYNC is **repeated!**

Integers - 2 lanes distributed



DSI-2 Sample Protocol Analyzer Trace

CPHY DataCapture: Run_2016-08-05_1129_2lane / dsiDataCapture1

HS_immediate
 lane1 lane2 lane3 lane4 Go To: Packet#...

HS Bursts DSI Packets

Burst	VC	DT	DT name	Header CRC	WC	Short	Payload CRC
0	0	0x39	DcsLongWrite	0x0192	3841		0x95F9
0	0	0x39	DcsLongWrite	0x0192	3841		0x6414
0	0	0x39	DcsLongWrite	0x0192	3841		0x63D5
0	0	0x39	DcsLongWrite	0x0192	3841		0xA823
0	0	0x39	DcsLongWrite	0x0192	3841		0xD8F4

Packet 0 Detail

0 |<< << < > >> >>|

	0	1	2	3	4	5	6	7	8
lane1 data:	8139 '1230410'	8192 '2012410'	DSYNC '3444443'	80F0 '0033400'	DSYNC '3444443'	012C '0320100'	1207 '3100201'	000B '3200000'	0002 '2000000'
lane2 data:	80F0 '0033400'	DSYNC '3444443'	8139 '1230410'	8192 '2012410'	DSYNC '3444443'	000F '3300000'	0104 '0100100'	0C00 '0000030'	0007 '3100000'
bytes:	3981F080	9281	3981	F0809281		2C010F00	07120401	0B00000C	02000700

Distributed integers/symbols as seen on the lanes

Transmitted bytes

DSI-2 Sample Protocol Analyzer Trace

CPHY DataCapture: Run_2016-08-05_1129_2lane / dsiDataCapture1

HS_immediate
 lane1 lane2 lane3 lane4 Go To: Burst#...

Burst ID	NumData	PreBegin	ProgSeq	PreEnd	Post	NumBits	SyncOffset	PostOffset	DSI Packets
0	20306	97	14	7	63	144320	223	142372	21
1	122808	97	14	7	60	861824	213	859876	121
2	122808	97	14	7	59	861760	198	859861	127
3	122808	97	14	7	64	861824	249	859912	127
4	122808	97	14	7	61	861824	235	859898	118
5	122808	97	14	7	57	861824	224	859887	108

Burst 0 Detail
 offset: 223 <<< << < > >> >>> SYNC POST PKT

```

wireAB: 101010001101111110110010101101110100101011000001101010101101111011010100001010001101100011010000001001010001101101011
wireBC: 101010100010101001000101010010010010101001101110001111111011010110111001110000111011010101100101101001010011101101101
wireCA: 010101110110010100101101010110010011010101101010111010001011010110110001010010101011011000001101100100001010110110000
wireStates: 6161613145346565425413434345364524134343453212365153636263653653653653624123241412365365312462413123124124241236536536246
symbols: 3444443123041020124103444430033400344443032010031002013200000200000010001300200100000010011003101100000200010000000101
data (dec): 33081 33170 DSYNC 33008 DSYNC 300 4615 11 2 3329 264 256 1797 5 258 1024
data (hex): 8139 8192 80F0 012C 1207 000B 0002 0D01 0108 0100 0705 0005 0102 0400
  
```

lane1 data:	8139 '1230410'	8192 '2012410'	DSYNC '3444443'	80F0 '0033400'	DSYNC '3444443'	012C '0320100'	1207 '3100201'	000B '3200000'	0002 '2000000'
lane2 data:	80F0 '0033400'	DSYNC '3444443'	8139 '1230410'	8192 '2012410'	DSYNC '3444443'	000F '3300000'	0104 '0100100'	0C00 '0000030'	0007 '3100000'
bytes:	3981F080	9281	3981	F0809281		2C010F00	07120401	0B00000C	02000700

Time domain view illustrates C-PHY byte ordering

Key Takeaways

Tx mapping and encoding in parallel domain

Rx false sync avoidance required pre-begin monitoring

Packet header definition required careful design of SYNC manipulation (both Tx and Rx)

CSI-2 & DSI-2 treat SYNC insertion differently





mipi®

DEVCON

Thank You!